ABSTRACT We have validated that the electrical performances of the In 0.53 Ga 0.47 As MOSFETs such as sub-threshold slope (SS) and electron mobility were dependent on interfacial reactions in the metal/highk/InGaAs gate stacks which could be controlled remotely by choice of the metal electrodes. We demonstrated In 0.53 Ga 0.47 As MOSFETs with high mobility (peak mobility ∼1300 cm 2 /Vs) and superior SS performance (SS 76.4 mV/dec) at the scaled CET region owing to the remote reduction of the native III-V oxide by the TiN electrodes.
I. INTRODUCTION
To overcome the physical limitations of metal-oxidesemiconductor field-effect transistors (MOSFETs) based on silicon channel materials, III-V semiconductors have been widely investigated as alternative channel materials [1] . InGaAs channel n-MOSFETs are widely considered one of the most promising candidates among the III-V materials because of their high electron-injection velocity [2] - [4] . To realize low-power, high-performance InGaAs MOSFETs, the issue of high-k/InGaAs gate stacks, which is a major challenge for InGaAs MOSFETs, needs to be addressed [5] , [6] . It has already been reported that the poor properties of high-k/InGaAs interfaces negate the superior electron carrier transport properties of InGaAs materials due to carrier scattering [7] . Various passivation techniques have been used to reduce the high interface trap density (D it ) of highk/InGaAs gate stacks, such as the so-called self-cleaning effect of the trimethylaluminum (TMA) precursor of Al 2 O 3 grown by atomic layer deposition (ALD) [8] and sulfur passivation by (NH 4 ) 2 S solution [9] . However, previous studies have mainly focused on the high-k dielectrics or surface treatments of the InGaAs. The impact of metal electrodes on the performance of InGaAs MOSFETs has not yet been fully investigated. Recently, we systematically studied the effect of the metal electrodes on the interfacial reactions in high-k/InGaAs gate stacks. We revealed that the interfacial reactions could be controlled remotely by choice of the metal electrodes [10] . Metal electrodes with negative Gibbs free energies (e.g., Pd) compared with that of the III-V atoms resulted in oxidation of the InGaAs surface during the post annealing. Conversely, metal electrodes with positive Gibbs free energies (e.g., TiN) compared with that of the III-V atoms reduced the native III-V oxides between the high-k dielectrics and InGaAs. From our studies of InGaAs MOS-capacitors with different metal electrodes, we found that metal electrodes that can reduce the native III-V oxides are most suitable for creating a high-k/InGaAs interface with low D it . In this work, we applied the interfacial Table 1 . On the basis of our previous results, the native III-V oxides, which remained between the high-k dielectrics and InGaAs layers, become reduced by TiN for HfO 2 /Al 2 O 3 bi-layers or a HfO 2 single layer. Conversely, the surface of InGaAs was oxidized by the Pd metal electrodes, resulting in the formation of III-V oxides at the high-k/InGaAs interface. The thickness of the grown III-V oxides can be controlled by the thickness of the Pd layer. We used a metal electrode structure with TiN 70 nm/Pd 10 nm to form ultrathin III-V oxide layers while suppressing an increase of the capacitance equivalent thickness (CET). We also selected Mo as a metal electrode, which does not cause any interfacial reactions at the high-k/InGaAs interface due to its comparable Gibbs free energies to the III-V atoms (In, Ga, As). Metal electrodes were patterned by a lift-off process and post metal annealing (PMA) was applied to all the samples in forming-gas ambient at 400 • C or 450 • C. The temperature and time of the PMA was varied to identify the optimal annealing condition for the high-k/InGaAs interfaces. Capacitance-voltage (C g -V g ) and I D -V G characteristics were obtained to evaluate the CET, electron mobility and the electrical performance of the In 0.53 Ga 0.47 As MOSFETs. The SS values of all the samples are plotted as a function of the D it values at mid-gap which were evaluated by a conductance method using MOS-capacitors in our previous studies as shown in Fig. 4 (a) [10] . Moreover, the relationship between D it estimated from SS and D it of MOS-capacitors is also shown in Fig. 4 (b) . It was clear that the SS values extracted from the MOSFETs strongly correlated with the D it values. Therefore, we could explain that the differences in the SS values observed among the samples were determined by the quality of the high-k/InGaAs interface. We confirmed that the reduction of the native III-V oxides induced by PMA with TiN resulted in good interface quality and the improvement of SS values. Thus, it is important to carefully control the PMA conditions such as annealing temperature and time because the thermal budget of annealing is the driving force that can regulate the remote reaction initiated by the metal electrodes. Moreover, it is known that the annealing temperatures than 500 • C degrade the interface quality due to diffusion of III-V atoms from the III-V surface into the high-k dielectrics [11] . Thus, there is a window of optimal PMA conditions for processing the devices to achieve a native-oxide-free interface without any diffusion of III-V atoms. Fig. 5 (a) shows the SS values as a function of thermal budget for different metal/high-k stacks. For HfO 2 or HfO 2 /Al 2 O 3 , the SS values gradually improved with longer annealing time up to 20 min at 400 • C as the reduction of the native III-V oxides by TiN proceeded. However, the SS values worsened from the PMA at 450 • C, which could be attributed to diffusion of III-V atoms into the high-k dielectrics. It should also be noted that the degradation of the SS values with PMA at high temperature for HfO 2 was quite severe compared with that of the HfO 2 /Al 2 O 3 stacked structure. This can be explained by the diffusion-blocking properties of Al 2 O 3 over HfO 2 [12] . As the results, we could achieve superior SS performance (SS 76.4mV/dec.) with the remote reduction effect of the native III-V oxide by TiN through careful choice of the PMA conditions as shown in Fig. 5 (b) . Fig. 7 . We extracted the electron mobility by split C-V method using the C g -V g curves at 100 kHz to minimize the effect of oxide traps which was more significant at low frequency measurements, resulting in frequency dispersion as shown in Fig. 6 (b) 1.08 nm for the TiN/HfO 2 2 nm/Al 2 O 3 1 nm, respectively. The MOSFETs with TiN/HfO 2 2 nm/Al 2 O 3 2 nm showed a high electron mobility of 1,300 cm 2 /Vs at the scaled CET region. We could also confirm that the peak mobility was degraded by scaling down the CET. This result could be attributed to carrier scattering effects becoming prominent due to the degradation of the interface trap density at the extremely scaled CET region. Finally, the combined high mobility, low SS and low equivalent oxide thickness (EOT) values are benchmarked against literature in Fig. 8 [13] , [14] . Even with a sub-1 nm EOT, the In 0.53 Ga 0.47 As MOSFETs in this work exhibited high mobility accompanied with a lower SS.
III. RESULTS AND DISCUSSIONS

IV. CONCLUSION
In conclusion, we investigated the impact of metal electrodes on the interfacial properties of metal/high-k/InGaAs gate stacks. We revealed that the electrical performance of the In 0.53 Ga 0.47 As MOSFETs could be modified by interfacial reactions in the high-k/InGaAs gate stacks, which could be remotely controlled by choice of the metal electrodes. Moreover, we validated that the In 0.53 Ga 0.47 As MOSFETs with TiN/HfO 2 /Al 2 O 3 gate stacks exhibited high mobility (Peak mobility ∼1,300cm 2 /Vs) and superior SS performance (SS 76.4mV/dec.) at the scaled CET region thanks to the remote reduction effect of the native III-V oxide by TiN.
